verilog_module doesn't know how to parse IOs post-route verilog netlist

[chiplet]

verilog_module doesn't seem to be able to parse the inputs from the verilog style output by some ASIC synthesis tools.