Popular repositories Loading

1. RISC-V-OTTER-CPU RISC-V-OTTER-CPU Public

   32-bit multicycle RISC-V OTTER CPU implemented in Verilog/SystemVerilog and deployed on a Basys 3 FPGA, with interrupts, timer integration, and custom assembly firmware

   SystemVerilog