Skip to content
View Rumali-Siddiqua's full-sized avatar

Block or report Rumali-Siddiqua

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. AI_Hardware_FPGA_Sleep_Apnea AI_Hardware_FPGA_Sleep_Apnea Public

    Forked from hplp/ai-hardware-project-alex-rumali-mehedi

    AI Hardware Project

    MATLAB

  2. FEOL-DRC-Engine FEOL-DRC-Engine Public

    Python-based FEOL DRC engine for configurable semiconductor layout verification using KLayout and YAML.

    Python

  3. chipathon-2026-systolic-ip-core chipathon-2026-systolic-ip-core Public

    Forked from Waleed99i/chipathon-2026-systolic-ip-core

    Chipathon 2026 workshop padring fork of wafer-space/gf180mcu-project-template - adds a workshop slot mirroring JuanMoya/padring_gf180 as a native LibreLane slot.

    Python