You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
RTL for FPGA implementation of Pong, designed for Altera DE1-SoC. Made for a VGA display output, using four total buttons and two 7-segment displays for control and score-tracking.
About
Pong Game For DE1-SoC VGA Display in System Verilog