Skip to content

Latest commit

 

History

5 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 

Repository files navigation

RTL for FPGA implementation of Pong, designed for Altera DE1-SoC. Made for a VGA display output, using four total buttons and two 7-segment displays for control and score-tracking.

About

Pong Game For DE1-SoC VGA Display in System Verilog

Resources

Stars

0 stars

Watchers

0 watching

Forks

Releases

Packages

Contributors

Languages