Skip to content

Capture simulator stdout and stderr streams to python side. - #105

Draft
chiplet wants to merge 3 commits into
v1.14_RCfrom
dev/vhirvone/capture-stdout-and-stderr
Draft

Capture simulator stdout and stderr streams to python side.#105
chiplet wants to merge 3 commits into
v1.14_RCfrom
dev/vhirvone/capture-stdout-and-stderr

Use right rtlcmd variable for specifying rtl simulation command

0b7c75f
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs