Skip to content
View baselkelziye's full-sized avatar
  • Barcelona

Highlights

  • Pro

Block or report baselkelziye

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. YTU_Bilgisayar_Muhendisligi_Arsiv YTU_Bilgisayar_Muhendisligi_Arsiv Public

    Yıldız Teknik Üniversitesi Bilgisayar Mühendisliği Bölüme Lisans ve Yüksek Lisansa Dair Genel Bilgiler, Ders Notları, Ders slaytları, Örnek Proje. Burada Staj, Erasmus, Yaz Okulu, KOOP gibi Kavraml…

    Jupyter Notebook 471 67

  2. PCIe_Scrambler PCIe_Scrambler Public

    PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambling rules. Implemented in Verilog, Suitable for PIPE, Suppor…

    Verilog 18

  3. IEEE754_Floating_Point_Unit IEEE754_Floating_Point_Unit Public

    Verilog 3

  4. PNR-CoreV1 PNR-CoreV1 Public

    This core was designed as a project in Processor Architecure lecture taught at UPC under Prof. Roger Espasa

    Verilog 7

  5. gShare_Loop_Detector gShare_Loop_Detector Public

    This branch predictor was designed as a project in Advanced Processor Architecure lecture taught at UPC under Prof. Antonio Gonzalez

    C++ 1

  6. formal-verification-journey formal-verification-journey Public

    My Journey of learning formal verification using Symbiyosys