Skip to content

Latest commit

 

History

16 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Xillybus

Python lib to write and read data to/from FPGA registers over Xillybus Lite

Compatible with versions 2 and 3

Based on http://xillybus.com/xillybus-lite

Example:

#!/usr/bin/python3
import xillybus

bus=xillybus.Xillybus('/dev/uio0')
bus.read_byte(0x04)
print(hex(val))

Based on plmem utility

About

Utility to write and read data to/from FPGA over Xillybus Lite

Resources

Stars

3 stars

Watchers

1 watching

Forks

Releases

Packages

Contributors

Languages