Skip to content
View stavanrupareliya36's full-sized avatar

Block or report stavanrupareliya36

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. portfolio portfolio Public

    HTML

  2. verilog-programs verilog-programs Public

    Verilog

  3. fifo-design-verification fifo-design-verification Public

    Parameterized SystemVerilog FIFO with assertion-driven, reference-model verification and open-source sign-off

    SystemVerilog

  4. uart-design-verification uart-design-verification Public

    Configurable Verilog UART TX/RX with multi-baud loopback and error-injection verification

    SystemVerilog

  5. binary-neural-network-asic binary-neural-network-asic Public

    Verilog binary CNN accelerator with SRAM-backed XNOR-popcount, max-pooling, randomized verification, and ASIC synthesis scripts

    SystemVerilog