Digital Logic Design | Design Verification | AI Chip | Embedded Software Engineer | Edge AI | Computer Vision
- India
-
20:30
(UTC -12:00) - in/stavan-rupareliya-461845a3
Popular repositories Loading
-
-
-
fifo-design-verification
fifo-design-verification PublicParameterized SystemVerilog FIFO with assertion-driven, reference-model verification and open-source sign-off
SystemVerilog
-
uart-design-verification
uart-design-verification PublicConfigurable Verilog UART TX/RX with multi-baud loopback and error-injection verification
SystemVerilog
-
binary-neural-network-asic
binary-neural-network-asic PublicVerilog binary CNN accelerator with SRAM-backed XNOR-popcount, max-pooling, randomized verification, and ASIC synthesis scripts
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.