Ultra-Fast Python Solutions: 110x Speed Optimization Guide 2026
A multi-architecture CPU simulator, assembler, and auto-grading toolkit for teaching computer architecture.
This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction scheduling.
A Python - Verilog combination that simulates the working of a 32-bit 5-stage pipelined VLIW processor from input assembly code while monitoring the updates in the processor register file.
Balanced ternary logic SoC with CPU, memory controllers, and complete synthesis flow for silicon fabrication
Source code for the TM32 disassembler created by asbokid https://sourceforge.net/projects/tm32dis/
An optimized schedule for a simulated VLIW/SIMD CPU kernel executing a parallel tree traversal & custom hashing workload using Python. Achieves a 16.74x speedup (reducing CPU cycles from 18532 to 1107), surpassing the Claude Opus 4.5 baseline.
Anthropic Performance Take-Home: 1,339 cycles (110.3x speedup, 9/9 tests) — Claude Opus 4.6 solution
Toy Compiler backend for Very Large Instruction Word processors (VLIW)
VLIW Instruction scheduler in C++: dependence analysis, modulo scheduling for software-pipelined loops, and rotating-register allocation
CS-470 Homework 2
Human-directed AI optimization loop on Anthropic's original performance take-home. 1,285 cycles, 114.97x speedup.
To associate your repository with the vliw topic, visit your repo's landing page and select "manage topics."