A synthesizable 16-stage pipelined CORDIC engine in Verilog for high-throughput sine and cosine calculation. 🚀
fpga rtl verilog finite-state-machine icarus-verilog hardware-acceleration verilog-hdl xilinx-vivado cordic digital-logic-design pipelined cordic-algorithm synthesizable fixed-point-arithmetic gtk-wave test-bench-verification synthesizable-verilog verilog-2001 digital-verification
-
Updated
Mar 24, 2026 - Verilog